
| Type | Description | ||
|---|---|---|---|
| Function | Receiver | Protocols | CML, LVDS, LVPECL, PECL |
| Number of transmitters | 0 | Number of receivers | 4 |
| Signaling rate (Mbps) | 400 | Input signal | CMOS, ECL, LVCMOS, LVDS, LVECL, LVPECL, PECL |
| Output signal | LVTTL | Rating | Space |
| Operating temperature range (°C) | -55 to 125 | Package | CFP (W) |
| Pins | 16 | Size | 69.319 mm² (— mm × — mm) |
YG GROUP (YUGUANG INTERNATIONAL(HK)CO.,LTD) supports reliable sourcing through quality controls and compliance documentation. Please confirm product requirements, applicable certifications and supporting documents before ordering.
SN55LVDS33-SP is an authentic electronic component manufactured by Texas Instruments, categorized under Interface ICs. It is supplied in the standard CFP (W) package footprint, providing industry-standard mechanical dimensions and terminal configurations for board-level assembly. Full pinout configurations, physical footprint drawings, and rated operating tolerances are documented in the official SN55LVDS33-SP datasheet above.
Electronic component spot-market pricing for SN55LVDS33-SP fluctuates based on real-time global availability, production date codes, minimum order quantities (MOQ), and packaging formats (e.g., Reel, Tube, Tray). Using an RFQ ensures you receive accurate, real-time volume pricing tied to verified, traceable inventory rather than stale catalog estimates.
Lead times for SN55LVDS33-SP depend on whether stock is dispatched from our central hub or regional franchise partners. Ready-to-ship inventory typically leaves the warehouse within 1–3 business days following quality inspection, while factory-direct or back-ordered allocations are confirmed with an estimated ship date upon RFQ reply.
Loading articles…
Loading articles…

Choose TPS53513RVER Eco-mode or FCCM using load noise, idle power and startup settings, with clear ripple calculations and practical measurement checks.
Read more →
Route MT41K256M16TW-107:P DDR3L with clear VREF, VTT and ODT roles, byte-lane timing, continuous return paths and a documented initialization and validation plan.
Read more →
Build a recoverable W25Q128JVSIQ firmware update around page boundaries, erase timing, BUSY/SUS status, power-up rules and a preserved bootable image.
Read more →
Check PIC16F84A-04I/P EEPROM completion, WRERR reset limits, watchdog timing and two-slot recovery before treating a configuration update as safely saved.
Read more →Loading related products…
| Picture | Part Number | Manufacturer | PDF / RoHS | Stock | Action |
|---|---|---|---|---|---|
![]() | Texas Instruments | 1,450 | |||
![]() | Texas Instruments | - | 8,420 | ||
![]() | Texas Instruments | 1,730 | |||
![]() | Texas Instruments | - | 1,810 | ||
![]() | Texas Instruments | 9,690 | |||
![]() | Texas Instruments | - | 7,320 | ||
![]() | Texas Instruments | 4,580 | |||
![]() | Texas Instruments | 4,100 | |||
![]() | Texas Instruments | 8,600 | |||
![]() | Texas Instruments | 5,000 |