
| Type | Description | ||
|---|---|---|---|
| Number of channels | 1 | Total supply voltage (+5 V = 5, ±5 V = 10) (min) (V) | 8 |
| Total supply voltage (+5 V = 5, ±5 V = 10) (max) (V) | 60 | Iout (typ) (A) | 0.38 |
| GBW (typ) (MHz) | 12 | Slew rate (typ) (V/µs) | 24 |
| Vos (offset voltage at 25°C) (max) (mV) | 3 | Offset drift (typ) (V/°C) | 0.000007 |
| Iq per channel (typ) (mA) | 7 | Features | Decompensated |
| Rating | Catalog | Operating temperature range (°C) | -40 to 125 |
| Input bias current (max) (pA) | 100 | CMRR (typ) (dB) | 102 |
| Rail-to-rail | No | Architecture | FET |
| Package | SOIC (D) | Pins | 8 |
| Size | 29.4 mm² 4.9 x 6 | Package | TO-263 (KTW) |
YG GROUP supports reliable sourcing through quality controls and compliance documentation. Please confirm product requirements, applicable certifications and supporting documents before ordering.
OPA552FA/500 is an authentic electronic component manufactured by Texas Instruments, categorized under Amplifier ICs. It is supplied in the standard SOIC (D) package footprint, providing industry-standard mechanical dimensions and terminal configurations for board-level assembly. Full pinout configurations, physical footprint drawings, and rated operating tolerances are documented in the official OPA552FA/500 datasheet above.
Electronic component spot-market pricing for OPA552FA/500 fluctuates based on real-time global availability, production date codes, minimum order quantities (MOQ), and packaging formats (e.g., Reel, Tube, Tray). Using an RFQ ensures you receive accurate, real-time volume pricing tied to verified, traceable inventory rather than stale catalog estimates.
Lead times for OPA552FA/500 depend on whether stock is dispatched from our central hub or regional franchise partners. Ready-to-ship inventory typically leaves the warehouse within 1–3 business days following quality inspection, while factory-direct or back-ordered allocations are confirmed with an estimated ship date upon RFQ reply.
Loading articles…
Loading articles…

Plan a 48-pin S9S12G128AMLF body node around its shared CAN/SCI2 pins. Work through a CAN timing example, LIN software duties, wake-up behavior and four related devices before committing the board.
Read more →
Plan industrial Ethernet timing with KSZ9567RTXI-TR. Understand PTP roles, host tail tags, compensation registers, and the boundary between clock accuracy and packet latency.
Read more →
Choose LAN8720A-CP-TR around the MCU MAC, RMII clock direction and nINT tradeoff. Check the CP temperature rating, power connections, reset timing and four related PHY candidates.
Read more →
FFG1738 adds 40 user I/Os over the smaller LX155T package, but keeps the same 16 GTPs. Compare the bank-planning implications, internal resource limits, and four related parts before fixing the FPGA selection.
Read more →Loading related products…
| Picture | Part Number | Manufacturer | PDF / RoHS | Stock | Action |
|---|---|---|---|---|---|
![]() | Texas Instruments | 9,510 | |||
![]() | Texas Instruments | 1,560 | |||
![]() | Texas Instruments | 8,660 | |||
![]() | Texas Instruments | 9,460 | |||
![]() | Texas Instruments | 4,190 | |||
![]() | Texas Instruments | 7,110 | |||
![]() | Texas Instruments | 4,750 | |||
![]() | Texas Instruments | 6,010 | |||
![]() | Texas Instruments | 6,830 | |||
![]() | Texas Instruments | 6,970 |