
| Type | Description | ||
|---|---|---|---|
| Temp. Range (°C) | -20 to +85 | ADC | 10-bit x 12-ch |
| Bit Size | 16 | CPU | R8C |
| DAC | 8-bit x 2-ch | DMA | No |
| Data Flash (KB) | 4 | Ethernet | No |
| Family Name | R8C | LVD or PVD | Yes |
| Lead Compliant | Yes | MOQ | 1 |
| Operating Freq (Max) (MHz) | 20 | Pb (Lead) Free | Yes |
| RTC | Yes | Tape & Reel | No |
| Timer | 8-bit x 3-ch, 16-bit x 5-ch | RoHS Status | RoHS Compliant |
YG GROUP (YUGUANG INTERNATIONAL(HK)CO.,LTD) supports reliable sourcing through quality controls and compliance documentation. Please confirm product requirements, applicable certifications and supporting documents before ordering.
R5F21367ANFA#V2 is an authentic electronic component manufactured by Renesas, categorized under Microcontrollers - MCU. It is supplied in the standard manufacturer-specified package footprint, providing industry-standard mechanical dimensions and terminal configurations for board-level assembly. Full pinout configurations, physical footprint drawings, and rated operating tolerances are documented in the official R5F21367ANFA#V2 datasheet above.
Electronic component spot-market pricing for R5F21367ANFA#V2 fluctuates based on real-time global availability, production date codes, minimum order quantities (MOQ), and packaging formats (e.g., Reel, Tube, Tray). Using an RFQ ensures you receive accurate, real-time volume pricing tied to verified, traceable inventory rather than stale catalog estimates.
Lead times for R5F21367ANFA#V2 depend on whether stock is dispatched from our central hub or regional franchise partners. Ready-to-ship inventory typically leaves the warehouse within 1–3 business days following quality inspection, while factory-direct or back-ordered allocations are confirmed with an estimated ship date upon RFQ reply.
Loading articles…
Loading articles…

Choose TPS53513RVER Eco-mode or FCCM using load noise, idle power and startup settings, with clear ripple calculations and practical measurement checks.
Read more →
Route MT41K256M16TW-107:P DDR3L with clear VREF, VTT and ODT roles, byte-lane timing, continuous return paths and a documented initialization and validation plan.
Read more →
Build a recoverable W25Q128JVSIQ firmware update around page boundaries, erase timing, BUSY/SUS status, power-up rules and a preserved bootable image.
Read more →
Check PIC16F84A-04I/P EEPROM completion, WRERR reset limits, watchdog timing and two-slot recovery before treating a configuration update as safely saved.
Read more →Loading related products…
| Picture | Part Number | Manufacturer | PDF / RoHS | Stock | Action |
|---|---|---|---|---|---|
![]() | Renesas | 8,530 | |||
![]() | Renesas | - | 5,880 | ||
![]() | Renesas | 6,620 | |||
![]() | Renesas | - | 3,360 | ||
![]() | Renesas | 9,740 | |||
![]() | Renesas | 8,170 | |||
![]() | Renesas | 5,890 | |||
![]() | Renesas | 9,470 | |||
![]() | Renesas | 1,530 | |||
![]() | Renesas | 7,270 |