
| Type | Description | ||
|---|---|---|---|
| Carrier Type | Tape & Reel | Family Name | RL78 |
| Series Name | RL78/F1x | Group Name | F15 |
| CPU Architecture | RL78 | Main CPU | RL78-S3 |
| Sub CPU | No | Floating Point Unit | No |
| Bit Length | 16 | Program Memory (KB) | 384 |
| Data Flash (KB) | 16 | RAM (KB) | 26 |
| ECC SRAM | Yes | Lead Count (#) | 64 |
| Pitch (mm) | 0.5 | Pkg. Dimensions (mm) | 10 x 10 x 1.6 |
| Number of Supply Voltage(s) (#) | 1 | Supply Voltage (V) | 2.7 - 5.5 |
| I/O Ports | 52 | DMAC or DTC | DTC |
YG GROUP (YUGUANG INTERNATIONAL(HK)CO.,LTD) supports reliable sourcing through quality controls and compliance documentation. Please confirm product requirements, applicable certifications and supporting documents before ordering.
R5F113LKCKFB#55 is an authentic electronic component manufactured by Renesas, categorized under Microcontrollers - MCU. It is supplied in the standard manufacturer-specified package footprint, providing industry-standard mechanical dimensions and terminal configurations for board-level assembly. Full pinout configurations, physical footprint drawings, and rated operating tolerances are documented in the official R5F113LKCKFB#55 datasheet above.
Electronic component spot-market pricing for R5F113LKCKFB#55 fluctuates based on real-time global availability, production date codes, minimum order quantities (MOQ), and packaging formats (e.g., Reel, Tube, Tray). Using an RFQ ensures you receive accurate, real-time volume pricing tied to verified, traceable inventory rather than stale catalog estimates.
Lead times for R5F113LKCKFB#55 depend on whether stock is dispatched from our central hub or regional franchise partners. Ready-to-ship inventory typically leaves the warehouse within 1–3 business days following quality inspection, while factory-direct or back-ordered allocations are confirmed with an estimated ship date upon RFQ reply.
Loading articles…
Loading articles…

Verify TLF35584QVVS2 voltage variant, C13/C14 order codes, VQFN-48 package and firmware approval records without assuming safety-system compatibility.
Read more →
Budget AD8251ARMZ gain-latch timing, analog settling and ADC acquisition separately. Check the falling WR edge, REF pin 9 and the limits of a 785 ns figure.
Read more →
Plan AD9361BBCZ complex sample rates, occupied bandwidth and two-channel I/Q payload. Separate calculated budgets from validated filter and interface modes.
Read more →
Size FDD4141 gate pull-up and clamp networks using the ±20 V VGS limit, verified DPAK pins, current-rating conditions, and rail-transient checks.
Read more →Loading related products…
| Picture | Part Number | Manufacturer | PDF / RoHS | Stock | Action |
|---|---|---|---|---|---|
![]() | Renesas | 3,510 | |||
![]() | Renesas | 2,010 | |||
![]() | Renesas | 4,590 | |||
![]() | Renesas | 6,530 | |||
![]() | Renesas | 4,120 | |||
![]() | Renesas | 9,500 | |||
![]() | Renesas | 1,150 | |||
![]() | Renesas | 3,290 | |||
![]() | Renesas | -- | 1,740 | ||
![]() | Renesas | 7,740 |