
| Type | Description | ||
|---|---|---|---|
| Packaging | Tape & Reel (TR) | Part Status | Active |
| Manufacturer Lead Time | 26 Weeks | Current - Reverse Leakage @ Vr | 15 µA @ 8 V |
| Impedance (Max) (Zzt) | 50 Ohms | Mounting Type | Surface Mount |
| Operating Temperature | -65°C ~ 100°C | Package / Case | DO-213AA |
| Power - Max | 500 mW | Supplier Device Package | DO-213AA |
| Tolerance | ±5% | Voltage - Zener (Nom) (Vz) | 12.8 V |
| ExportControlClassNumber | EAR99 | HtsusCode | 8541.10.0050 |
| ReachStatus | REACH Unaffected | RoHS Status | RoHS Compliant |
YG GROUP (YUGUANG INTERNATIONAL(HK)CO.,LTD) supports reliable sourcing through quality controls and compliance documentation. Please confirm product requirements, applicable certifications and supporting documents before ordering.
CDLL4910/TR is an authentic electronic component manufactured by Microchip, categorized under Transistors. It is supplied in the standard manufacturer-specified package footprint, providing industry-standard mechanical dimensions and terminal configurations for board-level assembly. Full pinout configurations, physical footprint drawings, and rated operating tolerances are documented in the official CDLL4910/TR datasheet above.
Electronic component spot-market pricing for CDLL4910/TR fluctuates based on real-time global availability, production date codes, minimum order quantities (MOQ), and packaging formats (e.g., Reel, Tube, Tray). Using an RFQ ensures you receive accurate, real-time volume pricing tied to verified, traceable inventory rather than stale catalog estimates.
Lead times for CDLL4910/TR depend on whether stock is dispatched from our central hub or regional franchise partners. Ready-to-ship inventory typically leaves the warehouse within 1–3 business days following quality inspection, while factory-direct or back-ordered allocations are confirmed with an estimated ship date upon RFQ reply.
Loading articles…
Loading articles…

Use the TC4424AVOA713 SOIC pin map, local decoupling and low-impedance returns to reduce dual-channel ground bounce while checking input margins.
Read more →
Define AT24C02D-SSHM-T WP sampling at STOP, protected-write ACK behavior, eight-byte page roll-over and the limits of brownout protection.
Read more →
Understand 24LC16BT-E/OT block-select addressing, whole-array sequential reads, 16-byte page writes, ACK polling and calculated I2C pull-up limits.
Read more →
Plan LFE5UM-85F-8BG381I using its four 3.2 Gb/s SERDES channels, 205 user I/O and BG381 bank limits. Check supplies, clocks and configuration reservations.
Read more →Loading related products…
| Picture | Part Number | Manufacturer | PDF / RoHS | Stock | Action |
|---|---|---|---|---|---|
![]() | Microchip | 2,890 | |||
![]() | Microchip | 4,650 | |||
![]() | Microchip | -- | 3,970 | ||
![]() | Microchip | 2,940 | |||
![]() | Microchip | 6,010 | |||
![]() | Microchip | 2,910 | |||
![]() | Microchip | -- | 5,630 | ||
![]() | Microchip | 3,820 | |||
![]() | Microchip | 3,260 | |||
![]() | Microchip | -- | 9,260 |