
| Type | Description | ||
|---|---|---|---|
| Rating | Catalog | Topology | Boost, Buck, Flyback, Forward, Full bridge, Half bridge, Push pull |
| Vin (max) (V) | 40 | Control mode | Voltage |
| Features | Adjustable switching frequency, Error amplifier, Multi-topology, Soft start, Synchronization pin | Operating temperature range (°C) | 0 to 70 |
| Duty cycle (max) (%) | 50 | Package | PDIP (N) |
| Pins | 16 | Size | 181.42 mm² 19.3 x 9.4 |
| Package | SOIC (DW) | Pins | 16 |
| Size | 106.09 mm² 10.3 x 10.3 | REACH Status | Yes |
| RoHS Status | RoHS Compliant |
YG GROUP (YUGUANG INTERNATIONAL(HK)CO.,LTD) supports reliable sourcing through quality controls and compliance documentation. Please confirm product requirements, applicable certifications and supporting documents before ordering.
UC3524ADW is an authentic electronic component manufactured by Texas Instruments, categorized under Power Management ICs. It is supplied in the standard PDIP (N) package footprint, providing industry-standard mechanical dimensions and terminal configurations for board-level assembly. Full pinout configurations, physical footprint drawings, and rated operating tolerances are documented in the official UC3524ADW datasheet above.
Electronic component spot-market pricing for UC3524ADW fluctuates based on real-time global availability, production date codes, minimum order quantities (MOQ), and packaging formats (e.g., Reel, Tube, Tray). Using an RFQ ensures you receive accurate, real-time volume pricing tied to verified, traceable inventory rather than stale catalog estimates.
Lead times for UC3524ADW depend on whether stock is dispatched from our central hub or regional franchise partners. Ready-to-ship inventory typically leaves the warehouse within 1–3 business days following quality inspection, while factory-direct or back-ordered allocations are confirmed with an estimated ship date upon RFQ reply.
Loading articles…
Loading articles…

Verify TLF35584QVVS2 voltage variant, C13/C14 order codes, VQFN-48 package and firmware approval records without assuming safety-system compatibility.
Read more →
Budget AD8251ARMZ gain-latch timing, analog settling and ADC acquisition separately. Check the falling WR edge, REF pin 9 and the limits of a 785 ns figure.
Read more →
Plan AD9361BBCZ complex sample rates, occupied bandwidth and two-channel I/Q payload. Separate calculated budgets from validated filter and interface modes.
Read more →
Size FDD4141 gate pull-up and clamp networks using the ±20 V VGS limit, verified DPAK pins, current-rating conditions, and rail-transient checks.
Read more →Loading related products…
| Picture | Part Number | Manufacturer | PDF / RoHS | Stock | Action |
|---|---|---|---|---|---|
![]() | Texas Instruments | 1,370 | |||
![]() | Texas Instruments | 5,110 | |||
![]() | Texas Instruments | 6,970 | |||
![]() | Texas Instruments | 2,630 | |||
![]() | Texas Instruments | 3,350 | |||
![]() | Texas Instruments | 5,250 | |||
![]() | Texas Instruments | 7,620 | |||
![]() | Texas Instruments | 4,400 | |||
![]() | Texas Instruments | 2,120 | |||
![]() | Texas Instruments | 4,610 |