
| Type | Description | ||
|---|---|---|---|
| Lead Count (#) | 8 | Carrier Type | Embossed Tape |
| Pb (Lead) Free | Yes | Application | Industrial, Consumer Use |
| Channels (#) | 1 | Ciss (Typical) (pF) | 2810 |
| ID (A) | -13 | Lead Compliant | Yes |
| Length (mm) | 5 | MOQ | 2500 |
| Moisture Sensitivity Level (MSL) | 1 | Mounting Type | Surface Mount |
| Nch/Pch | Pch | Pch (W) | 2 |
| Pkg. Dimensions (mm) | 5 x 4 x 1.8 | Pkg. Type | SOP |
| Qg typ (nC) | 67 | Qualification Level | Industrial |
| RDS (ON) (Max) @10V (mohm) | 9 | RDS (ON) (Max) @4.5V (mohm) | 14.5 |
YG GROUP (YUGUANG INTERNATIONAL(HK)CO.,LTD) supports reliable sourcing through quality controls and compliance documentation. Please confirm product requirements, applicable certifications and supporting documents before ordering.
UPA2718GR-E2-A is an authentic electronic component manufactured by Renesas, categorized under Transistors. It is supplied in the standard manufacturer-specified package footprint, providing industry-standard mechanical dimensions and terminal configurations for board-level assembly. Full pinout configurations, physical footprint drawings, and rated operating tolerances are documented in the official UPA2718GR-E2-A datasheet above.
Electronic component spot-market pricing for UPA2718GR-E2-A fluctuates based on real-time global availability, production date codes, minimum order quantities (MOQ), and packaging formats (e.g., Reel, Tube, Tray). Using an RFQ ensures you receive accurate, real-time volume pricing tied to verified, traceable inventory rather than stale catalog estimates.
Lead times for UPA2718GR-E2-A depend on whether stock is dispatched from our central hub or regional franchise partners. Ready-to-ship inventory typically leaves the warehouse within 1–3 business days following quality inspection, while factory-direct or back-ordered allocations are confirmed with an estimated ship date upon RFQ reply.
Loading articles…
Loading articles…

Use the TC4424AVOA713 SOIC pin map, local decoupling and low-impedance returns to reduce dual-channel ground bounce while checking input margins.
Read more →
Define AT24C02D-SSHM-T WP sampling at STOP, protected-write ACK behavior, eight-byte page roll-over and the limits of brownout protection.
Read more →
Understand 24LC16BT-E/OT block-select addressing, whole-array sequential reads, 16-byte page writes, ACK polling and calculated I2C pull-up limits.
Read more →
Plan LFE5UM-85F-8BG381I using its four 3.2 Gb/s SERDES channels, 205 user I/O and BG381 bank limits. Check supplies, clocks and configuration reservations.
Read more →Loading related products…
| Picture | Part Number | Manufacturer | PDF / RoHS | Stock | Action |
|---|---|---|---|---|---|
![]() | Renesas | 8,100 | |||
![]() | Renesas | 9,370 | |||
![]() | Renesas | -- | 3,270 | ||
![]() | Renesas | -- | 3,750 | ||
![]() | Renesas | -- | 8,510 | ||
![]() | Renesas | - | 7,530 | ||
![]() | Renesas | 9,510 | |||
![]() | Renesas | -- | 6,690 | ||
![]() | Renesas | -- | 8,440 | ||
![]() | Renesas | -- | 6,680 |