
| Type | Description | ||
|---|---|---|---|
| Carrier Type | Tray | Family Name | RX |
| Series Name | RX600 | Group Name | RX65N |
| CPU Architecture | RX | Main CPU | RXv2 |
| Sub CPU | No | Floating Point Unit | Single |
| Bit Length | 32 | Program Memory (KB) | 1536 |
| Data Flash (KB) | 32 | RAM (KB) | 640 |
| ECC SRAM | No | Lead Count (#) | 176 |
| Pitch (mm) | 0.8 | Pkg. Dimensions (mm) | 13 x 13 x 1.4 |
| Number of Supply Voltage(s) (#) | 1 | Supply Voltage (V) | 2.7 - 3.6 |
| I/O Ports | 137 | DMAC or DTC | DMAC&DTC |
YG GROUP (YUGUANG INTERNATIONAL(HK)CO.,LTD) supports reliable sourcing through quality controls and compliance documentation. Please confirm product requirements, applicable certifications and supporting documents before ordering.
R5F565NCDDBG#20 is an authentic electronic component manufactured by Renesas, categorized under Microcontrollers - MCU. It is supplied in the standard manufacturer-specified package footprint, providing industry-standard mechanical dimensions and terminal configurations for board-level assembly. Full pinout configurations, physical footprint drawings, and rated operating tolerances are documented in the official R5F565NCDDBG#20 datasheet above.
Electronic component spot-market pricing for R5F565NCDDBG#20 fluctuates based on real-time global availability, production date codes, minimum order quantities (MOQ), and packaging formats (e.g., Reel, Tube, Tray). Using an RFQ ensures you receive accurate, real-time volume pricing tied to verified, traceable inventory rather than stale catalog estimates.
Lead times for R5F565NCDDBG#20 depend on whether stock is dispatched from our central hub or regional franchise partners. Ready-to-ship inventory typically leaves the warehouse within 1–3 business days following quality inspection, while factory-direct or back-ordered allocations are confirmed with an estimated ship date upon RFQ reply.
Loading articles…
Loading articles…

Budget AD8251ARMZ gain-latch timing, analog settling and ADC acquisition separately. Check the falling WR edge, REF pin 9 and the limits of a 785 ns figure.
Read more →
Plan AD9361BBCZ complex sample rates, occupied bandwidth and two-channel I/Q payload. Separate calculated budgets from validated filter and interface modes.
Read more →
Size FDD4141 gate pull-up and clamp networks using the ±20 V VGS limit, verified DPAK pins, current-rating conditions, and rail-transient checks.
Read more →
Calculate AD8672ARMZ source-resistance noise with voltage noise, current noise and Johnson noise, then check bias-current errors and circuit limits.
Read more →Loading related products…
| Picture | Part Number | Manufacturer | PDF / RoHS | Stock | Action |
|---|---|---|---|---|---|
![]() | Renesas | -- | 7,920 | ||
![]() | Renesas | 5,770 | |||
![]() | Renesas | - | 2,800 | ||
![]() | Renesas | 8,640 | |||
![]() | Renesas | 7,860 | |||
![]() | Renesas | 8,060 | |||
![]() | Renesas | 5,070 | |||
![]() | Renesas | 5,390 | |||
![]() | Renesas | 5,470 | |||
![]() | Renesas | 7,540 |