
| Type | Description | ||
|---|---|---|---|
| MSL Temp (°C) | 260 | Megapixels | 1.2 |
| Optical Format | 1/3 inch | MSL Type | 3 |
| Type | CMOS | Shutter Type | Global Shutter |
| Color | RGB | Package Type | IBGA-63 |
| Case Outline | 503AZ | Pixel Size (µm) | 3.75 x 3.75 |
| Output Interface | HiSPi™ | Container Type | JTRAY |
| Container Qty. | 2600 |
YG GROUP supports reliable sourcing through quality controls and compliance documentation. Please confirm product requirements, applicable certifications and supporting documents before ordering.
AR0135CS2C19SUEA0-DRBR is an authentic electronic component manufactured by onsemi, categorized under Vision Sensors. It is supplied in the standard manufacturer-specified package footprint, providing industry-standard mechanical dimensions and terminal configurations for board-level assembly. Full pinout configurations, physical footprint drawings, and rated operating tolerances are documented in the official AR0135CS2C19SUEA0-DRBR datasheet above.
Electronic component spot-market pricing for AR0135CS2C19SUEA0-DRBR fluctuates based on real-time global availability, production date codes, minimum order quantities (MOQ), and packaging formats (e.g., Reel, Tube, Tray). Using an RFQ ensures you receive accurate, real-time volume pricing tied to verified, traceable inventory rather than stale catalog estimates.
Lead times for AR0135CS2C19SUEA0-DRBR depend on whether stock is dispatched from our central hub or regional franchise partners. Ready-to-ship inventory typically leaves the warehouse within 1–3 business days following quality inspection, while factory-direct or back-ordered allocations are confirmed with an estimated ship date upon RFQ reply.
Loading articles…
Loading articles…

Plan a 48-pin S9S12G128AMLF body node around its shared CAN/SCI2 pins. Work through a CAN timing example, LIN software duties, wake-up behavior and four related devices before committing the board.
Read more →
Plan industrial Ethernet timing with KSZ9567RTXI-TR. Understand PTP roles, host tail tags, compensation registers, and the boundary between clock accuracy and packet latency.
Read more →
Choose LAN8720A-CP-TR around the MCU MAC, RMII clock direction and nINT tradeoff. Check the CP temperature rating, power connections, reset timing and four related PHY candidates.
Read more →
FFG1738 adds 40 user I/Os over the smaller LX155T package, but keeps the same 16 GTPs. Compare the bank-planning implications, internal resource limits, and four related parts before fixing the FPGA selection.
Read more →Loading related products…
| Picture | Part Number | Manufacturer | PDF / RoHS | Stock | Action |
|---|---|---|---|---|---|
![]() | onsemi | 2,440 | |||
![]() | onsemi | -- | 6,920 | ||
![]() | onsemi | 2,570 | |||
![]() | onsemi | -- | 4,260 | ||
![]() | onsemi | 8,970 | |||
![]() | onsemi | 4,920 | |||
![]() | onsemi | 4,670 | |||
![]() | onsemi | 8,010 | |||
![]() | onsemi | -- | 2,860 | ||
![]() | onsemi | -- | 9,200 |