PM8596

The SMC 1000 8x25G serial memory controller enables CPUs and other compute-centric SoCs to utilize four times the memory channels of parallel attached DRAM within the same package footprint compared to DDR4. The SMC 1000 8x25G enables higher memory bandwidth and media independence for High Performance Computing (HPC), big data, artificial intelligence and machine learning compute-intensive applications with ultra-low latency.

The SMC 1000 8x25G interfaces to the CPU via a narrow 8-lane differential Open Memory Interface (OMI)-compliant 25 Gbps interface and bridges to memory via a wide 72-bit DDR4 3200 interface. The product supports three DDR4 data rates, resulting in a significant reduction in the required number of host CPU or SoC pins per DDR4 memory channel, allows for more memory channels and therefore increases the memory bandwidth available. The SMC 1000 8x25G also features an innovative low latency design which results in memory systems using the product to have virtually identical bandwidth and latency performance to comparable LRDIMM products. The SMC 1000 8x25G combines data and address into one unified chip compared to LRDIMM which utilizes an RCD buffer and separate data buffers. This device is a foundational building block for a wide range of OMI memory applications. These include Differential Dual-Inline Memory Module (DDIMM) applications such as standard height 1U DDIMMs with capacities from 16 GB to 128 GB and double height 2U DDIMMs with capacities beyond 256 GB. SMC 1000 8x25G also supports chip down applications to off the shelf Registered DIMMs (RDIMM) and NVDIMM-N devices.

The SMC 1000 8x25G integrates an on-chip processor that performs control path and monitoring functions such as initialization, temperature monitoring, and diagnostics. The device supports manufacturing test operations of attached DRAM memory. Microchip’s Trusted Platform support, including hardware root-of-trust, ensures device and firmware authenticity and supports secure firmware update.