
The ADDI9023 is twelve channel vertical driver for CCD imaging applications. It includes eight 3-level drivers and four 2-level drivers. The input configuration can support up to nine individual vertical timing phases and eight shift gate signals. A separate substrate clock channel (SUBCK) is also included. Typical load drive capability for each channel is 3nF.The ADDI9023 is specified over an operating temperature range of −25°C to +85°C.
YG GROUP (YUGUANG INTERNATIONAL(HK)CO.,LTD) supports reliable sourcing through quality controls and compliance documentation. Please confirm product requirements, applicable certifications and supporting documents before ordering.
ADDI9023 is an authentic electronic component manufactured by Analog Devices, categorized under Amplifier ICs. It is supplied in the standard manufacturer-specified package footprint, providing industry-standard mechanical dimensions and terminal configurations for board-level assembly. Full pinout configurations, physical footprint drawings, and rated operating tolerances are documented in the official ADDI9023 datasheet above.
Electronic component spot-market pricing for ADDI9023 fluctuates based on real-time global availability, production date codes, minimum order quantities (MOQ), and packaging formats (e.g., Reel, Tube, Tray). Using an RFQ ensures you receive accurate, real-time volume pricing tied to verified, traceable inventory rather than stale catalog estimates.
Lead times for ADDI9023 depend on whether stock is dispatched from our central hub or regional franchise partners. Ready-to-ship inventory typically leaves the warehouse within 1–3 business days following quality inspection, while factory-direct or back-ordered allocations are confirmed with an estimated ship date upon RFQ reply.
Loading articles…
Loading articles…

Choose TPS53513RVER Eco-mode or FCCM using load noise, idle power and startup settings, with clear ripple calculations and practical measurement checks.
Read more →
Route MT41K256M16TW-107:P DDR3L with clear VREF, VTT and ODT roles, byte-lane timing, continuous return paths and a documented initialization and validation plan.
Read more →
Build a recoverable W25Q128JVSIQ firmware update around page boundaries, erase timing, BUSY/SUS status, power-up rules and a preserved bootable image.
Read more →
Check PIC16F84A-04I/P EEPROM completion, WRERR reset limits, watchdog timing and two-slot recovery before treating a configuration update as safely saved.
Read more →Loading related products…
| Picture | Part Number | Manufacturer | PDF / RoHS | Stock | Action |
|---|---|---|---|---|---|
![]() | Analog Devices | 3,400 | |||
![]() | Analog Devices | 2,900 | |||
![]() | Analog Devices | 4,360 | |||
![]() | Analog Devices | - | 2,870 | ||
![]() | Analog Devices | -- | 1,850 | ||
![]() | Analog Devices | 2,330 | |||
![]() | Analog Devices | -- | 6,860 | ||
![]() | Analog Devices | 8,720 | |||
![]() | Analog Devices | 1,280 | |||
![]() | Analog Devices | -- | 2,970 |